Compact CMOS active quenching/recharge circuit for SPAD arrays

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

3um Pitch, 1um Active Diameter SPAD Arrays in 130nm CMOS Imaging Technology

A shared well 4x4 SPAD array test structure with 3m pitch is realized in a 130nm CMOS image sensor technology. The SPADs have 150Hz median DCR at room temperature at 1V excess bias, 15% peak PDP and 176ps FWHM timing jitter both at 3V excess bias.

متن کامل

3m Pitch, 1m Active Diameter SPAD Arrays in 130nm CMOS Imaging Technology

A shared well 4x4 SPAD array test structure with 3m pitch is realized in a 130nm CMOS image sensor technology. The SPADs have 150Hz median DCR at room temperature at 1V excess bias, 15% peak PDP and 176ps FWHM timing jitter both at 3V excess bias.

متن کامل

Compact MOS Modelling for RF CMOS Circuit Simulation

Modem CMOS technologies are becoming increasingly attractive for RF applications. This imposes stringent requirements on compact models used in circuit simulation: not only currents and charges, but also noise, power gain, impedances, and harmonic distortion must be modelled accurately. In this paper several of these issues will be addressed with the help of Philips' new public-domain compact M...

متن کامل

Small-area and compact CMOS emulator circuit for CMOS/nanoscale memristor co-design

In this paper, a CMOS emulator circuit that can reproduce nanoscale memristive behavior is proposed. The proposed emulator circuit can mimic the pinched hysteresis loops of nanoscale memristor memory's current-voltage relationship without using any resistor array, complicated circuit blocks, etc. that may occupy very large layout area. Instead of using a resistor array, other complicated circui...

متن کامل

0.5 billion events per second time correlated single photon counting using CMOS SPAD arrays.

We present a digital architecture for fast acquisition of time correlated single photon counting (TCSPC) events from a 32×32 complementary metal oxide semiconductor (CMOS) single photon avalanche detector (SPAD) array (Megaframe) to the computer memory. Custom firmware was written to transmit event codes from 1024-TCSPC-enabled pixels for fast transfer of TCSPC events. Our 1024-channel TCSPC sy...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Circuit Theory and Applications

سال: 2015

ISSN: 0098-9886

DOI: 10.1002/cta.2113